Design Center


Footprint Editor - 10


 

.subckt DIGIFPWR GND

VDPWR $G_DPWR $G_DGND 5v

R1 $G_DPWR GND 1MEG

VDGND $G_DGND GND 0v

R2 $G_DGND GND 1MEG

.ends

 

.

2. 2Ȗ 1338

(. 5.2). 1333 1

 

.subckt 133LA8 A B NQ

U1 NAND(2) $G_DPWR $G_DGND A B NQ D_133 IO_133_C

.ends

. 5.2. 2Ȗ


 

/

.model IO_133_C UIO (drvh=50 drvl=50 AtoD=AtoD_133_C DtoA=DtoA_133_C)

 

/

 

.subckt AtoD_133_C A D

o1 A $G_DGND IN_133 Dgtlnet=D IO_133_C

.ends

 

/

 

.subckt DtoA_133_C D A

n1 A $G_DGND $G_DPWR OUT_133_C Dgtlnet=D IO_133_C

.ends

 

/

 

.model OUT_133_C DINPUT (

+ s0name=0, s0tsw=3.5n, s0rlo=7, s0rhi=390,

+ s1name=1, s1tsw=5.5n, s1rlo=200k, s1rhi=200k,

+ s2name=x, s2tsw=3.5n, s2rlo=43, s2rhi=106,

+ s3name=z, s3tsw=3.5n, s3rlo=200k, s3rhi=200k)

 

3. 4- 5641. Ѡ 5641 . 5.3. PSpice:

 

.subckt 564KP1 V A0 A1 X1 X2 X3 X4 Y1 Y2 Y3 Y4 X Y

U1 BUFA(2) $G_DPWR $G_DGND A0 A1 B0 B1 KP1SLCT_HC IO_HC

U2 INVA(2) $G_DPWR $G_DGND A0 A1 IB0 IB1 KP1SLCT_HC IO_HC

U3 NORA(3,4) $G_DPWR $G_DGND B0 B1 V IB0 B1 V

+ B0 IB1 V IB0 IB1 V

+ 1Q0 1Q1 1Q2 1Q3 KP1MLTI_HC IO_HC




- -  - -  - -